- 您现在的位置：买卖IC网 > Sheet目录527 > SX1231-31SKB915 (Semtech)TVS
SX1231
WIRELESS & SENSING PRODUCTS
DATASHEET
The frame ends when NSS goes high. The next frame must start with an address byte. The SINGLE access mode is
actually a special case of FIFO / BURST mode with only 1 data byte transferred.
During the write access, the byte transferred from the slave to the master on the MISO line is the value of the written
register before the write operation.
5.2.2. FIFO
5.2.2.1. Overview and Shift Register (SR)
In packet mode of operation, both data to be transmitted and that has been received are stored in a configurable FIFO
(First In First Out) device. It is accessed via the SPI interface and provides several interrupts for transfer management.
The FIFO is 1 byte wide hence it only performs byte (parallel) operations, whereas the demodulator functions serially. A
shift register is therefore employed to interface the two devices. In transmit mode it takes bytes from the FIFO and outputs
them serially (MSB first) at the programmed bit rate to the modulator. Similarly, in Rx the shift register gets bit by bit data
from the demodulator and writes them byte by byte to the FIFO. This is illustrated in figure below.
byte1
byte0
FIFO
Data Tx/Rx
1
MSB
8
SR (8bits)
LSB
Figure 26. FIFO and Shift Register (SR)
Note
When switching to Sleep mode, the FIFO can only be used once the ModeReady flag is set (quasi immediate from
all modes except from Tx)
5.2.2.2. Size
The FIFO size is fixed to 66 bytes.
5.2.2.3. Interrupt Sources and Flags
?
?
?
?
?
FifoNotEmpty : FifoNotEmpty interrupt source is low when byte 0, i.e. whole FIFO, is empty. Otherwise it is high. Note
that when retrieving data from the FIFO, FifoNotEmpty is updated on NSS falling edge, i.e. when FifoNotEmpty is
updated to low state the currently started read operation must be completed. In other words, FifoNotEmpty state must
be checked after each read operation for a decision on the next one ( FifoNotEmpty = 1: more byte(s) to read;
FifoNotEmpty = 0: no more byte to read).
FifoFull : FifoFull interrupt source is high when the last FIFO byte, i.e. the whole FIFO, is full. Otherwise it is low.
FifoOverrunFlag : FifoOverrunFlag is set when a new byte is written by the user (in Tx or Standby modes) or the SR (in
Rx mode) while the FIFO is already full. Data is lost and the flag should be cleared by writing a 1, note that the FIFO will
also be cleared.
PacketSent : PacketSent interrupt source goes high when the SR's last bit has been sent.
FifoLevel : Threshold can be programmed by FifoThreshold in RegFifoThresh . Its behavior is illustrated in figure below.
Rev. 7 - June 2013
Page 47
www.semtech.com
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
SX1240SKA433
TVS
SX1701BI085TRT
IC AMP 2.5GHZ 5.3V 16-MLPQ
TA002-10002
LED HEATSINK W/FAN 12V 40X10MM
TC620HEPA
IC TEMP SNSR 5V DUAL TRIP 8-DIP
TC623CVOA713
IC TEMP SNSR 3V DUAL TRIP 8-SOIC
TC624VOA
IC TEMP SNSR PROG 2.7V 8SOIC
TC6501P125VCTTRG
IC TEMP SWTCH OPEN DRAIN SOT23A5
TCS3104FN
IC COLOR SENSOR LIGHT-VOLT 4-DFN
相关代理商/技术参数
SX1231H
制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Low Power Integrated UHF Transceiver with On-Chip 20dBm PA
SX1231HIMLTRT
制造商:SEMTECH 功能描述:290MHz- 1GHz RF Transceiver
SX1231IMLTRT
制造商:Semtech Corporation 功能描述: 制造商:Semtech Corporation 功能描述:RF Transceiver FSK/GFSK/GMSK/MSK/OOK 3.3V 24-Pin QFN EP T/R 制造商:Semtech Corporation 功能描述:IC 433/868/915MHZ TXRX 24-QFN 制造商:Semtech Corporation 功能描述:SX Series 290 to 1020 MHz 300 Kbps Low Power Integrated UHF Transceiver - QFN-24 制造商:Semtech Corporation 功能描述:GPSS WL SKU APP1, Frequency Min:433MHz, Frequency Max:915MHz, Modulation Type:FS 制造商:Semtech Corporation 功能描述:290MHz- 1GHz RF Transceiver
SX1231ITSTRT
制造商:Semtech Corporation 功能描述:LOW-POWER INTG UHF TRANSCEIVER
SX1231J
制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Low Power Integrated UHF Transceiver with On-Chip 20dBm PA
SX1231JIMLTRT
制造商:Semtech Corporation 功能描述:UHF TRANSCEIVER FOR ARIB
SX1231SKB433
制造商:Semtech Corporation 功能描述:
SX1231SKB915
制造商:Semtech Corporation 功能描述:USB KIT - SX1231 915MHZ 制造商:Semtech Corporation 功能描述:development kit